Tell me about your previous experience.
Verification Interview Questions
3,649 verification interview questions shared by candidates
Do you have prior experience with UVM and System Verilog
Please tell us how you would describe yourself as a colleague, and what kind of colleagues you would like to have on your team.
- Switch 2 variable's content without temporary variable. - Create an array with all the numbers from 0 to Size - 1 in random order and without duplicates.
Draw out the circuit simple verilog code would synthesize to
How to convert hexadecimal to decimal.
Design a circuit that takes 4 bit BCD as input and has the input times 5 as output
Draw a NAND using cmos gates
How to verify a design when the frequency change?
tlm and its benefits. difference between blocking and nonblocking transactions
Viewing 3621 - 3630 interview questions