detailed test plan for a synchronous fifo
Verification Engineer Interview Questions
3,649 verification engineer interview questions shared by candidates
- about SV, FIFO design, arbiter design
Basics of sv, sva, verilog
It was a quetion about linked lists.
It was a quetion about pysical memroy.
ask the concept of virtual function, pure function in c++. Ask previous verification experience. An question about how to write a c program to judge whether a machine is big-endian or little-endian
questions about OVM process
Computer Architecture, Logic Puzzles, SystemVerilog, C, Algorithms,Assembly
Virtual functions, forks, verification basics, OOPs principle
Find the number of '5''s in a rolling window of size 10. Flag an error when the count>4
Viewing 3571 - 3580 interview questions