In the first round, the interviewer described a memory model consisting of L3 cache and main memory and asked me how will I verify it.
Verification Design Engineer Interview Questions
1,116 verification design engineer interview questions shared by candidates
Explain how an out-of-order processor works? How do you implement register renaming? Difference between an architectural and physical register file
UVM based questions and Assertions and constraints
1. What are the pros and cons of adding an extra stage in a CPU 2. Follow-up: How does adding a stage affect the setup time and hold time
FIFO implementation Coding problem Asked about project i did
implementation of driver class based on the figure they gave
Explain encapsulation, inheritance, polymorphism. How does a TLB work and why is it necessary?
What would you use a modport for?
Cache Coherency, UVM and TLM related, SV concepts, Past projects.
Memory Consistency
Viewing 911 - 920 interview questions
See Interview Questions for Similar Jobs
Fpga Design EngineerVerification EngineerRtl Design EngineerVlsi Design EngineerLogic Design EngineerPhysical Design EngineerCpu Design EngineerElectrical Product Design EngineerSenior Vlsi Design EngineerSenior Fpga Design EngineerVerification ManagerSenior Asic Fpga Design EngineerApplication Design EngineerHardware Design EngineerSenior Physical Design EngineerIc Design EngineerFpga Development EngineerAsic Verification Engineer