digital electronics and verilog
Verification Engineer Interview Questions
3,654 verification engineer interview questions shared by candidates
Talk me through your cv
What makes you a great fit for this position?
How would you debug a failing simulation where coverage is not met?
What has been your least favorite job?
why should i hire you
Basic question in SV, UVM, Verilog, Linux
Describe the voltage response of a circuit consisting of a current source in series to a switch and a (capacitor parallel to another switch) when each switch is closed.
1. UVM testbench-related concepts like a factory, the handshake between sequencer and driver, etc... 2. Projects-related questions on cryptography, AXI-stream, AXI-4, and APB protocols.
Why Kindred?
Viewing 561 - 570 interview questions