Asynchronous fifos, critical path timing, formal verification, clock gating, hight vt vs low vt
Digital Design Engineer Interview Questions
822 digital design engineer interview questions shared by candidates
DDR2 initialization engine synthesis issues (from my resume).
questions related to pipeline
Was asked about basic protocols for PCIE. Basic questions on CDC. Types of violations that the CDC tools complain - eg: no_sync, combi logic before double sync, multi bit double syncing, re-convergence etc. Code async reset FF and sync reset FF. What are the dis/advantages of one over the other.
What is the difference between a Mealy and Moore FSM?
For aptitude, the interviewer asked me roughly how many trees I pass by from my house to the campus.
Lots of questions about pmos and nmos (how to build nand gates, inverters), etc, how a pll works, how different things affect the output, transmission lines (parasitics, series vs parallel etc), flip flops, latches, op amps (designing lots of different op amps and discussing their rules)
See interview process, the questions are listed in there
What I excepted from the job, technically speaking.
Design FIFO module control for synchronous write and asynchronous read with given constraints (full, empty, etc)
Viewing 271 - 280 interview questions