I was asked to write system verilog constraints for a variety of random stimulus needs.
Design Verification Interview Questions
1,116 design verification interview questions shared by candidates
Register renaming
Test cases for a 2 input, 2bit adder.
What is the difference between blocking and non-blocking assignments?
1. C++, OOP 2. python: dictionary, swap values 3. Systemverilog: fork join 4. delete repeated element in an array 5. FIFO depth 6. find SA0/SA1 amoung 128 wires in minimal steps
Questions on C++, Perl, System Verilog.
Can you talk about your past experiences?
General questions about C, pipelining, caching, hazards and more C.
Functional coverage vs. Code Coverage
What is an Agent? Passive vs. Active.
Viewing 701 - 710 interview questions