A question about managing branching methodology when dealing with IP cores.
Design Verification Engineer Interview Questions
1,115 design verification engineer interview questions shared by candidates
how to balance the pipeline stage to achieve any specific time period?
Implement Coverage for given scenario
C++ related Questions
UVM , system verilog and scoreboars related questions.
Write SV assertion for a req/ack protocol
Design a Flip Flop using transistors.
2nd phone interview: different methods for floating point multiplication.
Design scoreboard to compare dut and reference model.
Asked to explain the different BFM's i worked on and few questions on them.
Viewing 151 - 160 interview questions